MIL-STD-1553 BC/RT/MT Intellectual Property Core for FPGA
News & Events
Related Downloads:
 |
Product Brochure |
|
Product Selection Guide |
|
White Paper: The Evolution of Mil-Std-1553 IP Cores |
MIL-STD-1553B Notice 2 Bus Controller, Remote Terminal, Bus monitor IP Core for FPGA and ASIC Devices
The BRM1553D IP Core is suitable for any Mil-Std-1553 implementation. The core incorporates a backend logic that arranges the messages in a predefined memory and registers structure, which simplifies the interface between the 1553 bus and the local CPU. The BRM1553D core can act as a replacement (2nd source) for DDC® Enhanced MINI-ACE® devices as the data is arranged in the same way.
Feature Summary:
- Mil-Std-1553 Intellectual Property for FPGAs and ASIC
- Suitable for any MIL-STD-1553 BC, RT, MT implementation
- Compatible to DDC® ACE® and Enhanced MINI-ACE® interface and functionality, works with existing software drivers
- Eliminates risks related to parts obsolescence
- Small FPGA area utilization
- Supports any clock frequency, reduces clock domains
- Modular architecture allowing flexible implementations
- Provided with full verification environment
- Passed full RT validation testing by 3rd party
- Based on vendor and technology independent VHDL code
Back End Interface
Includes DDC® Enhanced MINI-ACE® interface, compatible with existing drivers and applications.
- No need to rewrite drivers' code
- Eliminates replacement risk
Gate Count
Sital's BRM1553D requires very small space from FPGA.
The following table shows examples of the area usage, in different FPGA devices:
| Vendor | Product Family | Area Usage (4-LUT count) | |
| BC+RT+MT | RT Only | ||
| Altera | Cyclone 3 | 4320 | 3250 |
| Xilinx | Spartan 3 | 4200 | 3060 |
| Lattice | XP2 | 3950 | 2800 |
| Xilinx, Altera | Older FPGA families | 5140 | 3400 |
* Other FPGA vendors and families are available
* Actual area usage may vary according to core configuration.
Manchester Decoder
The unique Manchester decoder can work with any clock frequency from 12Mhz and up to reduce clock
sources and clock domains on board (reduces EMI/RFI) and ease the integration with back-end interface.
Advanced algorithms for filtering out noise and disturbances enable the core to operate in harsh environments.
Transceivers
Sital Technology's 1553 BC core connects to any standard transceiver-transformer pair. The core was fully validated with a 3rd party dual transceiver.
* DDC® and MINI-ACE® are registered trademarks of Data Device Corporation, Bihemia, NY, USA. There is not any affiliation between Data Device Corporation and Sital technology, Ltd.